![Networks on Chip [electronic resource] /](/search/themes/bootstrap3/images/libros.png)
Networks on Chip [electronic resource] /
As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation.
| Autores principales: | , , |
|---|---|
| Formato: | Texto biblioteca |
| Idioma: | eng |
| Publicado: |
Boston, MA : Springer US,
2003
|
| Materias: | Computer science., Microprocessors., Special purpose computers., Architecture, Computer., Operating systems (Computers)., Computer-aided engineering., Computer Science., Computer System Implementation., Processor Architectures., Computer-Aided Engineering (CAD, CAE) and Design., Operating Systems., Special Purpose and Application-Based Systems., |
| Acceso en línea: | http://dx.doi.org/10.1007/b105353 |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|